

# *ECE680: Physical VLSI Design*


---

## Chapter IV

### Designing Sequential Logic Circuits

(Chapter 7)

# Sequential Logic



2 storage mechanisms


- positive feedback
- charge-based

# Naming Conventions


- In our text:
  - a latch is **level sensitive**
  - a register is **edge-triggered**
- There are many different naming conventions
  - For instance, many books call edge-triggered elements **flip-flops**
  - This leads to confusion however

# Latch versus Register

- ❑ Latch
  - stores data when clock is low





- ❑ Register
  - stores data when clock rises





# Latches

**Positive Latch**




**Negative Latch**




# Latch-Based Design

- N latch is transparent when  $\phi = 0$


- P latch is transparent when  $\phi = 1$




# Timing Definitions



# Characterizing Timing




Register



Latch

# Maximum Clock Frequency




Also:



$$t_{cdreg} + t_{cdlogic} > t_{hold}$$

$t_{cd}$ : contamination delay = minimum delay

# Positive Feedback: Bi-Stability




# Meta-Stability




**Gain should be larger than 1 in the transition region**

# Writing into a Static Latch

Use the clock as a decoupling signal,  
that distinguishes between the transparent and opaque states




Converting into a MUX




Forcing the state  
(can implement as NMOS-only)

# Mux-Based Latches

Negative latch  
(transparent when CLK= 0)




Positive latch  
(transparent when CLK= 1)




$$Q = \overline{Clk} \cdot Q + Clk \cdot In$$

$$Q = Clk \cdot Q + \overline{Clk} \cdot In$$


# Mux-Based Latch



# Mux-Based Latch




NMOS only



Non-overlapping clocks


# Master-Slave (Edge-Triggered) Register




Two opposite latches trigger on edge  
Also called master-slave latch pair

# Master-Slave Register


Multiplexer-based latch pair




# Clk-Q Delay



# Setup Time




(a)  $T_{\text{setup}} = 0.21 \text{ nsec}$




(b)  $T_{\text{setup}} = 0.20 \text{ nsec}$


# Reduced Clock Load Master-Slave Register



# Avoiding Clock Overlap




(a) Schematic diagram



(b) Overlapping clock pairs


# Overpowering the Feedback Loop – Cross-Coupled Pairs

NOR-based set-reset




# Cross-Coupled NAND

Cross-coupled NANDs




Added clock




This is not used in datapaths any more,  
but is a basic building memory cell

# Sizing Issues



(a)

Output voltage dependence  
on transistor width




(b)


Transient response

# Storage Mechanisms


Static




Dynamic (charge-based)




# Making a Dynamic Latch Pseudo-Static



# More Precise Setup Time




(a)



(b)


# Setup/Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




# Setup/Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




# Setup/Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




# Setup/Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




# Setup/Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




# Setup/Hold Time Illustrations




# Setup/Hold Time Illustrations

Hold-1 case




# Setup/Hold Time Illustrations

**Hold-1 case**




# Setup/Hold Time Illustrations




# Setup/Hold Time Illustrations

Hold-1 case




# Other Latches/Registers: C<sup>2</sup>MOS




“Keepers” can be added to make circuit pseudo-static

# Insensitive to Clock-Overlap




(a) (0-0) overlap



(b) (1-1) overlap

# Pipelining




Reference

Clock Period	Adder	Absolute Value	Logarithm
1	$a_1 + b_1$		
2	$a_2 + b_2$	$ a_1 + b_1 $	
3	$a_3 + b_3$	$ a_2 + b_2 $	$\log( a_1 + b_1 )$
4	$a_4 + b_4$	$ a_3 + b_3 $	$\log( a_2 + b_2 )$
5	$a_5 + b_5$	$ a_4 + b_4 $	$\log( a_3 + b_3 )$

Pipelined



# Other Latches/Registers: TSPC



Positive latch  
(transparent when  $CLK= 1$ )

Negative latch  
(transparent when  $CLK= 0$ )


# Including Logic in TSPC



Example: logic inside the latch

AND latch

# TSPC Register




# Pulse-Triggered Latches


## An Alternative Approach

Ways to design an edge-triggered sequential cell:


Master-Slave Latches




Pulse-Triggered Latch




# Pulsed Latches



(a) register




(b) glitch generation




(c) glitch clock

# Pulsed Latches


Hybrid Latch - Flip-flop (HLFF), AMD K-6 and K-7 :




# Hybrid Latch-FF Timing




# Latch-Based Pipeline




# Non-Bistable Sequential Circuits— Schmitt Trigger




- VTC with hysteresis
- Restores signal slopes




# Noise Suppression using Schmitt Trigger




# CMOS Schmitt Trigger



# Schmitt Trigger Simulated VTC




Voltage-transfer characteristics with hysteresis.




The effect of varying the ratio of the PMOS device  $M_4$ . The width is  $k * 0.5 \mu m$ .


# CMOS Schmitt Trigger (2)




# Multivibrator Circuits



**Bistable Multivibrator**  
flip-flop, Schmitt Trigger




**Monostable Multivibrator**  
one-shot




**Astable Multivibrator**  
oscillator


# Transition-Triggered Monostable



# Monostable Trigger (RC-based)





(a) Trigger circuit.




(b) Waveforms.

# Astable Multivibrators (Oscillators)





simulated response of 5-stage oscillator

# Relaxation Oscillator




$$T = 2 (\log 3) RC$$

# Voltage Controller Oscillator (VCO)




propagation delay as a function of control voltage


# Differential Delay Element and VCO



delay cell



two stage VCO



simulated waveforms of 2-stage VCO